A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing

Tae Hyoung Kim; Jason Liu; John Keane; Chris H. Kim

doi:10.1109/JSSC.2007.914328

A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing

Tae Hyoung Kim, Jason Liu, John Keane, Chris H. Kim

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

178 Scopus citations

Abstract

A 2 μW, 100 kHz, 480 kb subthreshold SRAM operating at 0.2 V is demonstrated in a 130 nm CMOS process. A 10-T SRAM cell allows 1 k cells per bitline by eliminating the data-dependent bitline leakage. A virtual ground replica scheme is proposed for logic "0" level tracking and optimal sensing margin in read buffers. Utilizing the strong reverse short channel effect in the subthreshold region improves cell writability and row decoder performance due to the increased current drivability at a longer channel length. The sizing method leads to an equivalent write wordline voltage boost of 70 mV and a delay improvement of 28% in the row decoder compared to the conventional sizing scheme at 0.2 V. A bitline writeback scheme was used to eliminate the pseudo-write problem in unselected columns.

Original language	English (US)
Pages (from-to)	518-529
Number of pages	12
Journal	IEEE Journal of Solid-State Circuits
Volume	43
Issue number	2
DOIs	https://doi.org/10.1109/JSSC.2007.914328
State	Published - Feb 2008

Bibliographical note

Funding Information:
Manuscript received June 10, 2007; revised October 3, 2007. This work was supported by Intel, IBM, and United Microelectronics Corporation (UMC). The authors are with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA (e-mail: thkim@umn. edu). Digital Object Identifier 10.1109/JSSC.2007.914328

Keywords

Low-voltage memory
Reverse short channel effect
Subthreshold SRAM
Voltage scaling

Access

10.1109/JSSC.2007.914328

OpenUrl availability

Full text

Cite this

@article{4a622b36cf7a452cb8ff34b9411dccf4,

title = "A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing",

abstract = "A 2 μW, 100 kHz, 480 kb subthreshold SRAM operating at 0.2 V is demonstrated in a 130 nm CMOS process. A 10-T SRAM cell allows 1 k cells per bitline by eliminating the data-dependent bitline leakage. A virtual ground replica scheme is proposed for logic {"}0{"} level tracking and optimal sensing margin in read buffers. Utilizing the strong reverse short channel effect in the subthreshold region improves cell writability and row decoder performance due to the increased current drivability at a longer channel length. The sizing method leads to an equivalent write wordline voltage boost of 70 mV and a delay improvement of 28% in the row decoder compared to the conventional sizing scheme at 0.2 V. A bitline writeback scheme was used to eliminate the pseudo-write problem in unselected columns.",

keywords = "Low-voltage memory, Reverse short channel effect, Subthreshold SRAM, Voltage scaling",

author = "Kim, {Tae Hyoung} and Jason Liu and John Keane and Kim, {Chris H.}",

note = "Funding Information: Manuscript received June 10, 2007; revised October 3, 2007. This work was supported by Intel, IBM, and United Microelectronics Corporation (UMC). The authors are with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA (e-mail: thkim@umn. edu). Digital Object Identifier 10.1109/JSSC.2007.914328",

year = "2008",

month = feb,

doi = "10.1109/JSSC.2007.914328",

language = "English (US)",

volume = "43",

pages = "518--529",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing

AU - Kim, Tae Hyoung

AU - Liu, Jason

AU - Keane, John

AU - Kim, Chris H.

N1 - Funding Information: Manuscript received June 10, 2007; revised October 3, 2007. This work was supported by Intel, IBM, and United Microelectronics Corporation (UMC). The authors are with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA (e-mail: thkim@umn. edu). Digital Object Identifier 10.1109/JSSC.2007.914328

PY - 2008/2

Y1 - 2008/2

N2 - A 2 μW, 100 kHz, 480 kb subthreshold SRAM operating at 0.2 V is demonstrated in a 130 nm CMOS process. A 10-T SRAM cell allows 1 k cells per bitline by eliminating the data-dependent bitline leakage. A virtual ground replica scheme is proposed for logic "0" level tracking and optimal sensing margin in read buffers. Utilizing the strong reverse short channel effect in the subthreshold region improves cell writability and row decoder performance due to the increased current drivability at a longer channel length. The sizing method leads to an equivalent write wordline voltage boost of 70 mV and a delay improvement of 28% in the row decoder compared to the conventional sizing scheme at 0.2 V. A bitline writeback scheme was used to eliminate the pseudo-write problem in unselected columns.

AB - A 2 μW, 100 kHz, 480 kb subthreshold SRAM operating at 0.2 V is demonstrated in a 130 nm CMOS process. A 10-T SRAM cell allows 1 k cells per bitline by eliminating the data-dependent bitline leakage. A virtual ground replica scheme is proposed for logic "0" level tracking and optimal sensing margin in read buffers. Utilizing the strong reverse short channel effect in the subthreshold region improves cell writability and row decoder performance due to the increased current drivability at a longer channel length. The sizing method leads to an equivalent write wordline voltage boost of 70 mV and a delay improvement of 28% in the row decoder compared to the conventional sizing scheme at 0.2 V. A bitline writeback scheme was used to eliminate the pseudo-write problem in unselected columns.

KW - Low-voltage memory

KW - Reverse short channel effect

KW - Subthreshold SRAM

KW - Voltage scaling

UR - http://www.scopus.com/inward/record.url?scp=38849084539&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=38849084539&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2007.914328

DO - 10.1109/JSSC.2007.914328

M3 - Article

AN - SCOPUS:38849084539

SN - 0018-9200

VL - 43

SP - 518

EP - 529

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

IS - 2

ER -

A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing

Abstract

Bibliographical note

Keywords

Access

OpenUrl availability

Other files and links

Fingerprint

Cite this