A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer

Po-wei Chiu; Somnath Kundu; Qianying Tang; Chris H. Kim

doi:10.23919/VLSIC.2017.8008546

A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer

Po-wei Chiu, Somnath Kundu, Qianying Tang, Chris H. Kim

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Scopus citations

Abstract

An all-digital 2-tap half-rate time-based decision feedback equalizer (TB-DFE) was demonstrated on a 10mm on-chip serial link. Implemented in a 65nm GP technology, the transmitter and receiver achieve an energy-efficiency of 31.9 and 45.3 fJ/b/mm, respectively, at a data rate of 10Gb/s. A Bit Error Rate (BER) less than 10^-12 was verified for an eye width of 0.43 Unit Interval (UI) using an in-situ BER monitor.

Original language	English (US)
Title of host publication	2017 Symposium on VLSI Circuits, VLSI Circuits 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	C56-C57
ISBN (Electronic)	9784863486065
DOIs	https://doi.org/10.23919/VLSIC.2017.8008546
State	Published - Aug 10 2017
Event	31st Symposium on VLSI Circuits, VLSI Circuits 2017 - Kyoto, Japan Duration: Jun 5 2017 → Jun 8 2017

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	31st Symposium on VLSI Circuits, VLSI Circuits 2017
Country	Japan
City	Kyoto
Period	6/5/17 → 6/8/17

UN SDGs

This output contributes to the following Sustainable Development Goal(s)

Access

10.23919/VLSIC.2017.8008546

Fingerprint Dive into the research topics of 'A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer'. Together they form a unique fingerprint.

Cite this

Chiu, P., Kundu, S., Tang, Q., & Kim, C. H. (2017). A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer. In 2017 Symposium on VLSI Circuits, VLSI Circuits 2017 (pp. C56-C57). [8008546] (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/VLSIC.2017.8008546

A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer. / Chiu, Po-wei; Kundu, Somnath; Tang, Qianying; Kim, Chris H.

2017 Symposium on VLSI Circuits, VLSI Circuits 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. C56-C57 8008546 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Chiu, P, Kundu, S, Tang, Q & Kim, CH 2017, A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer. in 2017 Symposium on VLSI Circuits, VLSI Circuits 2017., 8008546, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, Institute of Electrical and Electronics Engineers Inc., pp. C56-C57, 31st Symposium on VLSI Circuits, VLSI Circuits 2017, Kyoto, Japan, 6/5/17. https://doi.org/10.23919/VLSIC.2017.8008546

Chiu P, Kundu S, Tang Q, Kim CH. A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer. In 2017 Symposium on VLSI Circuits, VLSI Circuits 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. C56-C57. 8008546. (IEEE Symposium on VLSI Circuits, Digest of Technical Papers). https://doi.org/10.23919/VLSIC.2017.8008546

@inproceedings{66eeaf48ac434060b253b2d2c5715909,

title = "A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer",

abstract = "An all-digital 2-tap half-rate time-based decision feedback equalizer (TB-DFE) was demonstrated on a 10mm on-chip serial link. Implemented in a 65nm GP technology, the transmitter and receiver achieve an energy-efficiency of 31.9 and 45.3 fJ/b/mm, respectively, at a data rate of 10Gb/s. A Bit Error Rate (BER) less than 10-12 was verified for an eye width of 0.43 Unit Interval (UI) using an in-situ BER monitor.",

author = "Po-wei Chiu and Somnath Kundu and Qianying Tang and Kim, {Chris H.}",

year = "2017",

month = aug,

day = "10",

doi = "10.23919/VLSIC.2017.8008546",

language = "English (US)",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "C56--C57",

booktitle = "2017 Symposium on VLSI Circuits, VLSI Circuits 2017",

note = "31st Symposium on VLSI Circuits, VLSI Circuits 2017 ; Conference date: 05-06-2017 Through 08-06-2017",

}

TY - GEN

T1 - A 10Gb/s 10mm on-chip serial link in 65nm CMOS featuring a half-rate time-based decision feedback equalizer

AU - Chiu, Po-wei

AU - Kundu, Somnath

AU - Tang, Qianying

AU - Kim, Chris H.

PY - 2017/8/10

Y1 - 2017/8/10

N2 - An all-digital 2-tap half-rate time-based decision feedback equalizer (TB-DFE) was demonstrated on a 10mm on-chip serial link. Implemented in a 65nm GP technology, the transmitter and receiver achieve an energy-efficiency of 31.9 and 45.3 fJ/b/mm, respectively, at a data rate of 10Gb/s. A Bit Error Rate (BER) less than 10-12 was verified for an eye width of 0.43 Unit Interval (UI) using an in-situ BER monitor.

AB - An all-digital 2-tap half-rate time-based decision feedback equalizer (TB-DFE) was demonstrated on a 10mm on-chip serial link. Implemented in a 65nm GP technology, the transmitter and receiver achieve an energy-efficiency of 31.9 and 45.3 fJ/b/mm, respectively, at a data rate of 10Gb/s. A Bit Error Rate (BER) less than 10-12 was verified for an eye width of 0.43 Unit Interval (UI) using an in-situ BER monitor.

UR - http://www.scopus.com/inward/record.url?scp=85034095626&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034095626&partnerID=8YFLogxK

U2 - 10.23919/VLSIC.2017.8008546

DO - 10.23919/VLSIC.2017.8008546

M3 - Conference contribution

AN - SCOPUS:85034095626

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - C56-C57

BT - 2017 Symposium on VLSI Circuits, VLSI Circuits 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 31st Symposium on VLSI Circuits, VLSI Circuits 2017

Y2 - 5 June 2017 through 8 June 2017

ER -