A convex optimization approach to transistor sizing for CMOS circuits

Sachin S. Sapatnekar, Vasant B. Rao, Pravin M. Vaidya

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Scopus citations

Fingerprint

Dive into the research topics of 'A convex optimization approach to transistor sizing for CMOS circuits'. Together they form a unique fingerprint.

Engineering & Materials Science