A high-efficiency CMOS +22-dBm linear power amplifier

Yongwang Ding; Ramesh Harjani

doi:10.1109/JSSC.2005.848179

A high-efficiency CMOS +22-dBm linear power amplifier

Yongwang Ding, Ramesh Harjani

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

38 Scopus citations

Abstract

Modern wireless communication systems require power amplifiers with high efficiency and high linearity. CMOS is the technology of choice for complete systems on a chip due to its lower costs and high integration levels. However, it has always been difficult to integrate high-efficiency power amplifiers in CMOS. In this paper, we present a new class of operation (parallel A&B) for power amplifiers that improves both their dynamic range and power efficiency. A prototype design of the new amplifier was fabricated in a 0.18-μm CMOS technology. Measurement results show a PAE that is over 44% and the measured output power is +22 dBm. In comparison to a normal class A amplifier, this new design increases the 1-dB compression point (P1dB) by over 3 dB and reduces dc power consumption by over 50% within the linear operating range.

Original language	English (US)
Pages (from-to)	1895-1900
Number of pages	6
Journal	IEEE Journal of Solid-State Circuits
Volume	40
Issue number	9
DOIs	https://doi.org/10.1109/JSSC.2005.848179
State	Published - Sep 1 2005

Keywords

CMOS
Class A
Class AB
Power amplifier

Access

10.1109/JSSC.2005.848179

Fingerprint Dive into the research topics of 'A high-efficiency CMOS +22-dBm linear power amplifier'. Together they form a unique fingerprint.

Cite this

@article{4052647a008d4166af65eee821a4b1ff,

title = "A high-efficiency CMOS +22-dBm linear power amplifier",

abstract = "Modern wireless communication systems require power amplifiers with high efficiency and high linearity. CMOS is the technology of choice for complete systems on a chip due to its lower costs and high integration levels. However, it has always been difficult to integrate high-efficiency power amplifiers in CMOS. In this paper, we present a new class of operation (parallel A&B) for power amplifiers that improves both their dynamic range and power efficiency. A prototype design of the new amplifier was fabricated in a 0.18-μm CMOS technology. Measurement results show a PAE that is over 44% and the measured output power is +22 dBm. In comparison to a normal class A amplifier, this new design increases the 1-dB compression point (P1dB) by over 3 dB and reduces dc power consumption by over 50% within the linear operating range.",

keywords = "CMOS, Class A, Class AB, Power amplifier",

author = "Yongwang Ding and Ramesh Harjani",

year = "2005",

month = sep,

day = "1",

doi = "10.1109/JSSC.2005.848179",

language = "English (US)",

volume = "40",

pages = "1895--1900",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "9",

}

TY - JOUR

T1 - A high-efficiency CMOS +22-dBm linear power amplifier

AU - Ding, Yongwang

AU - Harjani, Ramesh

PY - 2005/9/1

Y1 - 2005/9/1

N2 - Modern wireless communication systems require power amplifiers with high efficiency and high linearity. CMOS is the technology of choice for complete systems on a chip due to its lower costs and high integration levels. However, it has always been difficult to integrate high-efficiency power amplifiers in CMOS. In this paper, we present a new class of operation (parallel A&B) for power amplifiers that improves both their dynamic range and power efficiency. A prototype design of the new amplifier was fabricated in a 0.18-μm CMOS technology. Measurement results show a PAE that is over 44% and the measured output power is +22 dBm. In comparison to a normal class A amplifier, this new design increases the 1-dB compression point (P1dB) by over 3 dB and reduces dc power consumption by over 50% within the linear operating range.

AB - Modern wireless communication systems require power amplifiers with high efficiency and high linearity. CMOS is the technology of choice for complete systems on a chip due to its lower costs and high integration levels. However, it has always been difficult to integrate high-efficiency power amplifiers in CMOS. In this paper, we present a new class of operation (parallel A&B) for power amplifiers that improves both their dynamic range and power efficiency. A prototype design of the new amplifier was fabricated in a 0.18-μm CMOS technology. Measurement results show a PAE that is over 44% and the measured output power is +22 dBm. In comparison to a normal class A amplifier, this new design increases the 1-dB compression point (P1dB) by over 3 dB and reduces dc power consumption by over 50% within the linear operating range.

KW - CMOS

KW - Class A

KW - Class AB

KW - Power amplifier

UR - http://www.scopus.com/inward/record.url?scp=25144482803&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=25144482803&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2005.848179

DO - 10.1109/JSSC.2005.848179

M3 - Article

AN - SCOPUS:25144482803

VL - 40

SP - 1895

EP - 1900

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 9

ER -