A predictive distributed congestion metric with application to technology mapping

Rupesh S. Shelar, Sachin S. Sapatnekar, Prashant Saxena, Xinning Wang

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Abstract

Due to increasing design complexities, routing congestion has become a critical problem in very large scale integration designs. This paper introduces a distributed metric to predict routing congestion and applies it to technology mapping that targets area and delay optimization. Our technology mapping algorithms are guided by a probabilistic congestion map for the subject graph to identify the congested regions, where congestion-optimal matches are favored. Experimental results on a set of benchmark circuits in a 90-nm technology show that congestion-aware mapping results in a reduction of 37%, on an average, in track overflows with marginal gate-area penalty as compared to conventional area-oriented technology mapping. For delay-oriented mapping, our algorithm improves track overflows by 20%, on an average, in addition to preserving or improving the delay, as compared to the conventional method.

Original languageEnglish (US)
Pages (from-to)696-709
Number of pages14
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume24
Issue number5
DOIs
StatePublished - May 2005

Bibliographical note

Funding Information:
Manuscript received June 3, 2004; revised September 17, 2004. This work was supported in part by the Semiconductor Research Consortium (SRC) under Contract 2002-TJ-1092 and Award NSF CCR-0205227. This paper was recommended by Guest Editor P. Groeneveld. R. S. Shelar was with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA. He is now with Intel Corporation, Hillsboro, OR 97124 USA (e-mail: ru-pesh@mail.ece.umn.edu). S. S. Sapatnekar is with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA. P. Saxena and X. Wang are with Intel Corporation, Hillsboro, OR 97124 USA. Digital Object Identifier 10.1109/TCAD.2005.846368

Keywords

  • Congestion estimation
  • Logic synthesis
  • Physical design
  • Placement
  • Routing congestion
  • Technology mapping

Fingerprint Dive into the research topics of 'A predictive distributed congestion metric with application to technology mapping'. Together they form a unique fingerprint.

Cite this