Constrained partial response receivers for high-speed links

Mahmoud Reza Ahmadi, Jaekyun Moon, Ramesh Harjani

Research output: Contribution to journalArticlepeer-review

2 Scopus citations


This paper presents an architecture and an optimization framework that uses partial response (PR) equalization for high-speed links. PR equalization is achieved through a combined use of linear transmit equalization and decision feedback equalization (DFE). This technique outperforms full-channel/impulse equalization for a wide range of channels in wireline communication. The constrained PR response equalization technique presented here improves eye openings, reduces the overall bit error rate, and reduces crosstalk impact for a large class of channels while maintaining a simple implementation. The new transceiver architecture proposed is particularly well suited for high-speed multichannel applications due to the mitigated DFE loop timing constraint. In comparison with duobinary equalization, the proposed PR architecture improves the eye height and eye width of the receiver by 28% and 10%, respectively, at 10 Gb/s and by 19% and 7%, respectively, at 15 Gb/s. The performance improvements in comparison to impulse equalization are even larger.

Original languageEnglish (US)
Pages (from-to)1006-1010
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Issue number10
StatePublished - Oct 2008


  • Bit error rate (BER)
  • Decision feedback equalization (DFE)
  • Minimum mean-squared error (MMSE)
  • Partial response (PR)
  • Pulse amplitude modulation (2-PAM)


Dive into the research topics of 'Constrained partial response receivers for high-speed links'. Together they form a unique fingerprint.

Cite this