TY - GEN
T1 - Development and validation of a parametric model for vector tracking loops
AU - Bhattacharyya, Susmita
AU - Gebre Egziabher, Demoz
PY - 2009
Y1 - 2009
N2 - This paper develops and validates a parametric model to explain the performance benefits of vector tracking loops over their scalar counterpart. It also presents a systematic methodology for comparing scalar and vector architectures with similar design parameters (e.g. discriminator types, loop update rates and loop noise bandwidths), and thereby identify conditions under which both architectures can perform comparably. A theoretical analysis of the parametric model backed up by simulation studies offers a different look at the workings of the vector architecture. It shows that internal aiding among loops enables better performance of the vector tracking architecture. So, this suggests that well designed scalar tracking loops with external Doppler aiding can offer similar performance improvements, while avoiding the complexity of the vector architecture. Additionally, internal aiding is also found to be responsible for easy propagation of errors among loops and, therefore, affects the fault tolerance capability of the vector tracking architectecture.
AB - This paper develops and validates a parametric model to explain the performance benefits of vector tracking loops over their scalar counterpart. It also presents a systematic methodology for comparing scalar and vector architectures with similar design parameters (e.g. discriminator types, loop update rates and loop noise bandwidths), and thereby identify conditions under which both architectures can perform comparably. A theoretical analysis of the parametric model backed up by simulation studies offers a different look at the workings of the vector architecture. It shows that internal aiding among loops enables better performance of the vector tracking architecture. So, this suggests that well designed scalar tracking loops with external Doppler aiding can offer similar performance improvements, while avoiding the complexity of the vector architecture. Additionally, internal aiding is also found to be responsible for easy propagation of errors among loops and, therefore, affects the fault tolerance capability of the vector tracking architectecture.
UR - http://www.scopus.com/inward/record.url?scp=77952124413&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=77952124413&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:77952124413
SN - 9781615677481
T3 - 22nd International Technical Meeting of the Satellite Division of the Institute of Navigation 2009, ION GNSS 2009
SP - 1456
EP - 1470
BT - 22nd International Technical Meeting of the Satellite Division of the Institute of Navigation 2009, ION GNSS 2009
T2 - 22nd International Technical Meeting of the Satellite Division of the Institute of Navigation 2009, ION GNSS 2009
Y2 - 22 September 2009 through 25 September 2009
ER -