Efficient and scalable cross-ISA virtualization of hardware transactional memory

Wenwen Wang; Pen Chung Yew; Antonia Zhai; Stephen McCamant

doi:10.1145/3368826.3377919

Efficient and scalable cross-ISA virtualization of hardware transactional memory

Wenwen Wang, Pen Chung Yew, Antonia Zhai, Stephen McCamant

Computer Science and Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

9 Scopus citations

Abstract

System virtualization is a key enabling technology. However, existing virtualization techniques suffer from a significant limitation due to their limited cross-ISA support for emerging architecture-specific hardware extensions. To address this issue, we make the first attempt at hardware transactional memory (HTM), which has been supported by modern multi-core processors and used by more and more applications to simplify concurrent programming. In particular, we propose an efficient and scalable mechanism to support cross- ISA virtualization of HTMs. The mechanism emulates guest HTMs using host HTMs, and tries to preserve as much as possible the performance and the scalability of guest applications. Experimental results on STAMP benchmarks show that an average of 2.3X and 12.6X performance speedup can be achieved respectively for x86-64 and PowerPC64 guest applications on an x86-64 host machine. Moreover, it can attain similar scalability to the native execution of the applications.

Original language	English (US)
Title of host publication	CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization
Editors	Jason Mars, Lingjia Tang, Jingling Xue, Peng Wu
Publisher	Association for Computing Machinery, Inc
Pages	107-120
Number of pages	14
ISBN (Electronic)	9781450370479
DOIs	https://doi.org/10.1145/3368826.3377919
State	Published - Feb 22 2020
Event	18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020 - San Diego, United States Duration: Feb 22 2020 → Feb 26 2020

Publication series

Name	CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization

Conference

Conference	18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020
Country/Territory	United States
City	San Diego
Period	2/22/20 → 2/26/20

Bibliographical note

Funding Information:
This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444.

Funding Information:
We are very grateful to the anonymous reviewers for their valuable comments and feedback. This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation.

Publisher Copyright:
© 2020 Copyright held by the owner/author(s).

Keywords

Cross-ISA
DBT
HTM
System Virtualization

Access

10.1145/3368826.3377919

OpenUrl availability

Full text

Cite this

Wang, W., Yew, P. C., Zhai, A., & McCamant, S. (2020). Efficient and scalable cross-ISA virtualization of hardware transactional memory. In J. Mars, L. Tang, J. Xue, & P. Wu (Eds.), CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization (pp. 107-120). (CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization). Association for Computing Machinery, Inc. https://doi.org/10.1145/3368826.3377919

Efficient and scalable cross-ISA virtualization of hardware transactional memory. / Wang, Wenwen; Yew, Pen Chung ; Zhai, Antonia et al.
CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. ed. / Jason Mars; Lingjia Tang; Jingling Xue; Peng Wu. Association for Computing Machinery, Inc, 2020. p. 107-120 (CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Wang, W, Yew, PC , Zhai, A & McCamant, S 2020, Efficient and scalable cross-ISA virtualization of hardware transactional memory. in J Mars, L Tang, J Xue & P Wu (eds), CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization, Association for Computing Machinery, Inc, pp. 107-120, 18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020, San Diego, United States, 2/22/20. https://doi.org/10.1145/3368826.3377919

Wang W, Yew PC , Zhai A , McCamant S. Efficient and scalable cross-ISA virtualization of hardware transactional memory. In Mars J, Tang L, Xue J, Wu P, editors, CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. Association for Computing Machinery, Inc. 2020. p. 107-120. (CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization). doi: 10.1145/3368826.3377919

Wang, Wenwen ; Yew, Pen Chung ; Zhai, Antonia et al. / Efficient and scalable cross-ISA virtualization of hardware transactional memory. CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization. editor / Jason Mars ; Lingjia Tang ; Jingling Xue ; Peng Wu. Association for Computing Machinery, Inc, 2020. pp. 107-120 (CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization).

@inproceedings{0b02e8a7ed02490a8e4d6f69d36ae538,

title = "Efficient and scalable cross-ISA virtualization of hardware transactional memory",

abstract = "System virtualization is a key enabling technology. However, existing virtualization techniques suffer from a significant limitation due to their limited cross-ISA support for emerging architecture-specific hardware extensions. To address this issue, we make the first attempt at hardware transactional memory (HTM), which has been supported by modern multi-core processors and used by more and more applications to simplify concurrent programming. In particular, we propose an efficient and scalable mechanism to support cross- ISA virtualization of HTMs. The mechanism emulates guest HTMs using host HTMs, and tries to preserve as much as possible the performance and the scalability of guest applications. Experimental results on STAMP benchmarks show that an average of 2.3X and 12.6X performance speedup can be achieved respectively for x86-64 and PowerPC64 guest applications on an x86-64 host machine. Moreover, it can attain similar scalability to the native execution of the applications.",

keywords = "Cross-ISA, DBT, HTM, System Virtualization",

author = "Wenwen Wang and Yew, {Pen Chung} and Antonia Zhai and Stephen McCamant",

note = "Funding Information: This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Funding Information: We are very grateful to the anonymous reviewers for their valuable comments and feedback. This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation. Publisher Copyright: {\textcopyright} 2020 Copyright held by the owner/author(s).; 18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020 ; Conference date: 22-02-2020 Through 26-02-2020",

year = "2020",

month = feb,

day = "22",

doi = "10.1145/3368826.3377919",

language = "English (US)",

series = "CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization",

publisher = "Association for Computing Machinery, Inc",

pages = "107--120",

editor = "Jason Mars and Lingjia Tang and Jingling Xue and Peng Wu",

booktitle = "CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization",

}

TY - GEN

T1 - Efficient and scalable cross-ISA virtualization of hardware transactional memory

AU - Wang, Wenwen

AU - Yew, Pen Chung

AU - Zhai, Antonia

AU - McCamant, Stephen

N1 - Funding Information: This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Funding Information: We are very grateful to the anonymous reviewers for their valuable comments and feedback. This material is based upon work supported by the National Science Foundation under Grant No. CNS-1514444. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the authors and do not necessarily reflect the views of the National Science Foundation. Publisher Copyright: © 2020 Copyright held by the owner/author(s).

PY - 2020/2/22

Y1 - 2020/2/22

N2 - System virtualization is a key enabling technology. However, existing virtualization techniques suffer from a significant limitation due to their limited cross-ISA support for emerging architecture-specific hardware extensions. To address this issue, we make the first attempt at hardware transactional memory (HTM), which has been supported by modern multi-core processors and used by more and more applications to simplify concurrent programming. In particular, we propose an efficient and scalable mechanism to support cross- ISA virtualization of HTMs. The mechanism emulates guest HTMs using host HTMs, and tries to preserve as much as possible the performance and the scalability of guest applications. Experimental results on STAMP benchmarks show that an average of 2.3X and 12.6X performance speedup can be achieved respectively for x86-64 and PowerPC64 guest applications on an x86-64 host machine. Moreover, it can attain similar scalability to the native execution of the applications.

AB - System virtualization is a key enabling technology. However, existing virtualization techniques suffer from a significant limitation due to their limited cross-ISA support for emerging architecture-specific hardware extensions. To address this issue, we make the first attempt at hardware transactional memory (HTM), which has been supported by modern multi-core processors and used by more and more applications to simplify concurrent programming. In particular, we propose an efficient and scalable mechanism to support cross- ISA virtualization of HTMs. The mechanism emulates guest HTMs using host HTMs, and tries to preserve as much as possible the performance and the scalability of guest applications. Experimental results on STAMP benchmarks show that an average of 2.3X and 12.6X performance speedup can be achieved respectively for x86-64 and PowerPC64 guest applications on an x86-64 host machine. Moreover, it can attain similar scalability to the native execution of the applications.

KW - Cross-ISA

KW - DBT

KW - HTM

KW - System Virtualization

UR - http://www.scopus.com/inward/record.url?scp=85082138893&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85082138893&partnerID=8YFLogxK

U2 - 10.1145/3368826.3377919

DO - 10.1145/3368826.3377919

M3 - Conference contribution

AN - SCOPUS:85082138893

T3 - CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization

SP - 107

EP - 120

BT - CGO 2020 - Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization

A2 - Mars, Jason

A2 - Tang, Lingjia

A2 - Xue, Jingling

A2 - Wu, Peng

PB - Association for Computing Machinery, Inc

T2 - 18th ACM/IEEE International Symposium on Code Generation and Optimization, CGO 2020

Y2 - 22 February 2020 through 26 February 2020

ER -

Efficient and scalable cross-ISA virtualization of hardware transactional memory

Abstract

Publication series

Conference

Bibliographical note

Keywords

Access

OpenUrl availability

Other files and links

Fingerprint

Cite this