Advanced molecular nanotechnology devices are predicted to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS devices. We describe and evaluate the Recursive NanoBox Processor Grid as an application specific, fault-tolerant, parallel computing system designed for fabrication with unreliable nanotechnology devices. In this study we construct hardware description language models of a NanoBox Processor cell and evaluate the effectiveness of our recursive fault masking approach in the presence of random errors. Our analysis shows that complex circuits constructed with encoded lookup tables can operate correctly despite 2% of the nodes being in error. The circuits operate partially correct with up to 4% of the nodes being in error.
Bibliographical noteFunding Information:
Manuscript received April 17, 2006; revised May 1, 2006. This work was supported in part by IBM, Intel, and Semiconductor Research Corporation under Contract2004-HJ-1190, in part by the National Science Foundation (NSF) under Grant CCR-0210197, in part by the University of Minnesota Digital Technology Center, and in part by the Minnesota Supercomputing Institute. The review of this paper was arranged by Associate Editor W. Porod.
- Computer architecture
- Fault tolerance
- Logic design