TY - JOUR
T1 - FAR-DS
T2 - Full-plane AWE Routing with Driver Sizing
AU - Hu, Jiang
AU - Sapatnekar, Sachin S
PY - 1999/1/1
Y1 - 1999/1/1
N2 - We propose a Full-plane AWE Routing with Driver Sizing (FAR-DS) algorithm for performance driven routing in deep sub-micron technology. We employ a fourth order AWE delay model in the full plane, including both Hanan and non-Hanan points. Optimizing the driver size simultaneously extends our work into a two-dimensional space, enabling us to achieve the desired balance between wire and driver cost reduction, while satisfying the timing constraints. Compared to SERT, experimental results showed that our algorithm can provide an average reduction of 23% in the wire cost and 50% in the driver cost under stringent timing constraints.
AB - We propose a Full-plane AWE Routing with Driver Sizing (FAR-DS) algorithm for performance driven routing in deep sub-micron technology. We employ a fourth order AWE delay model in the full plane, including both Hanan and non-Hanan points. Optimizing the driver size simultaneously extends our work into a two-dimensional space, enabling us to achieve the desired balance between wire and driver cost reduction, while satisfying the timing constraints. Compared to SERT, experimental results showed that our algorithm can provide an average reduction of 23% in the wire cost and 50% in the driver cost under stringent timing constraints.
UR - http://www.scopus.com/inward/record.url?scp=0032657593&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0032657593&partnerID=8YFLogxK
M3 - Article
AN - SCOPUS:0032657593
SN - 0738-100X
SP - 84
EP - 89
JO - Proceedings - Design Automation Conference
JF - Proceedings - Design Automation Conference
ER -