H-ARC: A non-volatile memory based cache policy for solid state drives

Ziqi Fan, David H Du, Doug Voigt

Research output: Chapter in Book/Report/Conference proceedingConference contribution

28 Scopus citations

Abstract

With the rapid development of new types of nonvolatile memory (NVM), one of these technologies may replace DRAM as the main memory in the near future. Some drawbacks of DRAM, such as data loss due to power failure or a system crash can be remedied by NVM's non-volatile nature. In the meantime, solid state drives (SSDs) are becoming widely deployed as storage devices for faster random access speed compared with traditional hard disk drives (HDDs). For applications demanding higher reliability and better performance, using NVM as the main memory and SSDs as storage devices becomes a promising architecture. Although SSDs have better performance than HDDs, SSDs cannot support in-place updates (i.e., an erase operation has to be performed before a page can be updated) and suffer from a low endurance problem that each unit will wear out after certain number of erase operations. In an NVM based main memory, any updated pages called dirty pages can be kept longer without the urgent need to be flushed to SSDs. This difference opens an opportunity to design new cache policies that help extend the lifespan of SSDs by wisely choosing cache eviction victims to decrease storage write traffic. However, it is very challenging to design a policy that can also increase the cache hit ratio for better system performance. Most existing DRAM-based cache policies have mainly concentrated on the recency or frequency status of a page. On the other hand, most existing NVM-based cache policies have mainly focused on the dirty or clean status of a page. In this paper, by extending the concept of the Adaptive Replacement Cache (ARC), we propose a Hierarchical Adaptive Replacement Cache (H-ARC) policy that considers all four factors of a page's status: dirty, clean, recency, and frequency. Specifically, at the higher level, H-ARC adaptively splits the whole cache space into a dirty-page cache and a clean-page cache. At the lower level, inside the dirty-page cache and the clean-page cache, H-ARC splits them into a recency-page cache and a frequency-page cache separately. During the page eviction process, all parts of the cache will be balanced towards to their desired sizes.

Original languageEnglish (US)
Title of host publication2014 30th Symposium on Mass Storage Systems and Technologies, MSST 2014
PublisherIEEE Computer Society
ISBN (Print)9781479956715
DOIs
StatePublished - 2014
Event30th Symposium on Massive Storage Systems and Technologies, MSST 2014 - Santa Clara, CA, United States
Duration: Jun 2 2014Jun 6 2014

Publication series

NameIEEE Symposium on Mass Storage Systems and Technologies
ISSN (Print)2160-1968

Other

Other30th Symposium on Massive Storage Systems and Technologies, MSST 2014
Country/TerritoryUnited States
CitySanta Clara, CA
Period6/2/146/6/14

Fingerprint

Dive into the research topics of 'H-ARC: A non-volatile memory based cache policy for solid state drives'. Together they form a unique fingerprint.

Cite this