Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders

Chao Cheng, Keshab K. Parhi

Research output: Contribution to journalArticlepeer-review

16 Scopus citations

Fingerprint

Dive into the research topics of 'Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders'. Together they form a unique fingerprint.

Engineering & Materials Science