High-speed add-compare-select units using locally self-resetting CMOS

Gunok Jung; Jun Jin Kong; Gerald E. Sobelman; Keshab K. Parhi

doi:10.1109/ISCAS.2002.1009984

High-speed add-compare-select units using locally self-resetting CMOS

Gunok Jung, Jun Jin Kong, Gerald E. Sobelman, Keshab K. Parhi

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

12 Scopus citations

Abstract

This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared to 357 Mbps and 485 Mbps for static and domino CMOS implementations, respectively.

Original language	English (US)
Pages (from-to)	889-892
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
Volume	1
DOIs	https://doi.org/10.1109/ISCAS.2002.1009984
State	Published - 2002

Access

10.1109/ISCAS.2002.1009984

OpenUrl availability

Full text

Cite this

@article{d19b3858910b42948d2c110656d43b29,

title = "High-speed add-compare-select units using locally self-resetting CMOS",

abstract = "This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared to 357 Mbps and 485 Mbps for static and domino CMOS implementations, respectively.",

author = "Gunok Jung and Kong, {Jun Jin} and Sobelman, {Gerald E.} and Parhi, {Keshab K.}",

year = "2002",

doi = "10.1109/ISCAS.2002.1009984",

language = "English (US)",

volume = "1",

pages = "889--892",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - High-speed add-compare-select units using locally self-resetting CMOS

AU - Jung, Gunok

AU - Kong, Jun Jin

AU - Sobelman, Gerald E.

AU - Parhi, Keshab K.

PY - 2002

Y1 - 2002

N2 - This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared to 357 Mbps and 485 Mbps for static and domino CMOS implementations, respectively.

AB - This paper presents a new self-resetting CMOS design for an Add-Compare-Select (ACS) unit, which is a key building block in a Viterbi decoder. Static CMOS and two-phase domino CMOS designs have also been implemented for comparison purposes. The simulation results show that, with the SRCMOS technique, the ACS units operate at a data rate of 568 Mbps in a 0.25 micron CMOS technology, as compared to 357 Mbps and 485 Mbps for static and domino CMOS implementations, respectively.

UR - http://www.scopus.com/inward/record.url?scp=0036295899&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036295899&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2002.1009984

DO - 10.1109/ISCAS.2002.1009984

M3 - Article

AN - SCOPUS:0036295899

SN - 0271-4310

VL - 1

SP - 889

EP - 892

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

ER -

High-speed add-compare-select units using locally self-resetting CMOS

Abstract

Access

OpenUrl availability

Other files and links

Cite this