Network-on-Chip for Turbo Decoders

Qingqing Yang, Xiaofang Zhou, Gerald Edward Sobelman, Xinxin Li

Research output: Contribution to journalArticlepeer-review

3 Scopus citations


The multi-application specific instruction processor (ASIP) architecture is a promising candidate for flexible high-throughput turbo decoders. This brief proposes a network-on-chip (NoC) structure for multi-ASIP turbo decoders. The process of turbo decoding is studied, and the addressing patterns for turbo codes in long term evolution (LTE) and High Speed Downlink Packet Access (HSDPA) are analyzed. Based on this analysis, two techniques, subnetworking and calculation sequence, are proposed for reducing the complexity of the NoC. The implementation results show that the proposed structure gives an improvement of 53% for HSDPA and 133% for LTE in throughput/area efficiency compared with state-of-the-art NoC solutions.

Original languageEnglish (US)
Article number7035055
Pages (from-to)338-342
Number of pages5
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Issue number1
StatePublished - Jan 2016


  • Network-on-chip (NoC)
  • VLSI
  • turbo decoder


Dive into the research topics of 'Network-on-Chip for Turbo Decoders'. Together they form a unique fingerprint.

Cite this