It has been shown that fault-tolerant capabilities of a multistage interconnection network can be achieved via a simple scheme that provides redundant paths between each input/output pair of the network. The performance of such a network is analyzed. An analytical model is used to evaluate the bandwidth of the network operating under both fault-free and fault-present conditions. It has hardware complexity of O(N log//2 N) but can attain bandwidth comparable to a crossbar switch. Simulations are utilized to explore the average delay when buffers are incorporated into the network. A threshold value is assigned to buffers to regulate the traffic in the network. Better network delay can be achieved by controlling the threshold value. In addition, performance degradation caused by a single fault in a network is investigated.