Power-Delay optimizations in gate sizing

Sachin S. Sapatnekar, Weitong Chuang

Research output: Contribution to journalArticlepeer-review

21 Scopus citations

Abstract

The problem of power-delay tradeoffs in transistor sizing is examined using a nonlinear optimization formulation. Both the dynamic and the short-circuit power are considered, and a new modeling technique is used to calculate the short-circuit power. The notion of transition density is used, with an enhancement that considers the effect of gate delays on the transition density. When the short-circuit power is neglected, the minimum power circuit is idential to the minimum area circuit. However, under our more realistic models, our experimental results on several circuits show that the minimum power circuit is not necessarily the same as the minimum area circuit. General Terms: Algorithms, Design, Performance.

Original languageEnglish (US)
Pages (from-to)98-114
Number of pages17
JournalACM Transactions on Design Automation of Electronic Systems
Volume5
Issue number1
DOIs
StatePublished - Jan 1 2000

Keywords

  • Optimization
  • Power estimation
  • Transistor sizing
  • Vlsi layout

Fingerprint Dive into the research topics of 'Power-Delay optimizations in gate sizing'. Together they form a unique fingerprint.

Cite this