Power-Delay optimizations in gate sizing

Sachin S. Sapatnekar, Weitong Chuang

Research output: Contribution to journalArticlepeer-review

22 Scopus citations

Fingerprint

Dive into the research topics of 'Power-Delay optimizations in gate sizing'. Together they form a unique fingerprint.

Engineering & Materials Science