Reducing the signal Electromigration effects on different logic gates by cell layout optimization

Gracieli Posser, Lucas De Paris, Vivek Mishra, Palkesh Jain, Ricardo Reis, Sachin S Sapatnekar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Fingerprint

Dive into the research topics of 'Reducing the signal Electromigration effects on different logic gates by cell layout optimization'. Together they form a unique fingerprint.

Engineering & Materials Science