Specific design and optimization of JTAG IP core

Xiaobo Zhang; Yanfeng Jiang; Jiaxin Ju

doi:10.1109/CAS-ICTD.2009.4960877

Specific design and optimization of JTAG IP core

Xiaobo Zhang, Yanfeng Jiang, Jiaxin Ju

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Scopus citations

Abstract

A JTAG IP core based on IEEE1149.1 standard has been reported here, including its design and implementation. It has been described using synthesized Verilog HDL language. Simulation demonstration has also been made and the result has been synthesized. It has been demonstrated that the IP core design is feasibility. Moreover, based on the characteristic of DFT using JTAG standard, some improvements on the JTAG structure are proposed to get an optimized result.

Original language	English (US)
Title of host publication	2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09
DOIs	https://doi.org/10.1109/CAS-ICTD.2009.4960877
State	Published - 2009
Event	2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09 - Chengdu, China Duration: Apr 28 2009 → Apr 29 2009

Publication series

Name	2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09

Conference

Conference	2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09
Country/Territory	China
City	Chengdu
Period	4/28/09 → 4/29/09

Keywords

ATE
IEEE 1149.1
IP core

Access

10.1109/CAS-ICTD.2009.4960877

OpenUrl availability

Full text

Cite this

Specific design and optimization of JTAG IP core. / Zhang, Xiaobo; Jiang, Yanfeng; Ju, Jiaxin.
2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09. 2009. 4960877 (2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Zhang, X, Jiang, Y & Ju, J 2009, Specific design and optimization of JTAG IP core. in 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09., 4960877, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09, Chengdu, China, 4/28/09. https://doi.org/10.1109/CAS-ICTD.2009.4960877

@inproceedings{d81aceb1668844b498bb60d13a37cbe3,

title = "Specific design and optimization of JTAG IP core",

abstract = "A JTAG IP core based on IEEE1149.1 standard has been reported here, including its design and implementation. It has been described using synthesized Verilog HDL language. Simulation demonstration has also been made and the result has been synthesized. It has been demonstrated that the IP core design is feasibility. Moreover, based on the characteristic of DFT using JTAG standard, some improvements on the JTAG structure are proposed to get an optimized result.",

keywords = "ATE, IEEE 1149.1, IP core",

author = "Xiaobo Zhang and Yanfeng Jiang and Jiaxin Ju",

year = "2009",

doi = "10.1109/CAS-ICTD.2009.4960877",

language = "English (US)",

isbn = "9781424425877",

series = "2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09",

booktitle = "2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09",

note = "2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09 ; Conference date: 28-04-2009 Through 29-04-2009",

}

TY - GEN

T1 - Specific design and optimization of JTAG IP core

AU - Zhang, Xiaobo

AU - Jiang, Yanfeng

AU - Ju, Jiaxin

PY - 2009

Y1 - 2009

N2 - A JTAG IP core based on IEEE1149.1 standard has been reported here, including its design and implementation. It has been described using synthesized Verilog HDL language. Simulation demonstration has also been made and the result has been synthesized. It has been demonstrated that the IP core design is feasibility. Moreover, based on the characteristic of DFT using JTAG standard, some improvements on the JTAG structure are proposed to get an optimized result.

AB - A JTAG IP core based on IEEE1149.1 standard has been reported here, including its design and implementation. It has been described using synthesized Verilog HDL language. Simulation demonstration has also been made and the result has been synthesized. It has been demonstrated that the IP core design is feasibility. Moreover, based on the characteristic of DFT using JTAG standard, some improvements on the JTAG structure are proposed to get an optimized result.

KW - ATE

KW - IEEE 1149.1

KW - IP core

UR - http://www.scopus.com/inward/record.url?scp=70149123426&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70149123426&partnerID=8YFLogxK

U2 - 10.1109/CAS-ICTD.2009.4960877

DO - 10.1109/CAS-ICTD.2009.4960877

M3 - Conference contribution

AN - SCOPUS:70149123426

SN - 9781424425877

T3 - 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09

BT - 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09

T2 - 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis, ICTD'09

Y2 - 28 April 2009 through 29 April 2009

ER -

Specific design and optimization of JTAG IP core

Abstract

Publication series

Conference

Keywords

Access

OpenUrl availability

Other files and links

Fingerprint

Cite this