TY - GEN
T1 - Statistical generic and chip-specific skew assignment for improving timing yield of FPGAs
AU - Sivaswamy, Satish
AU - Bazargan, Kia
PY - 2007
Y1 - 2007
N2 - This paper presents a technique to fix timing violations caused by process variations in FPGAs by adjusting the clock skews of flip-flops. This involves making the clock distribution network tunable by adding programmable delay elements to compensate for variations. We propose generic as well as chip-specific skew assignment schemes that are robust to variations. The two proposed schemes result in recovering about 80% and 82% of the failed chips respectively with conservative timing constraints. With more aggressive constraints, the corresponding numbers are 69% and 77% respectively. Our technique causes a 39% increase in the number of chips in the fast bin when speed-binning is performed. The area and power overhead associated with this technique are 3.5% and 5.6% respectively.
AB - This paper presents a technique to fix timing violations caused by process variations in FPGAs by adjusting the clock skews of flip-flops. This involves making the clock distribution network tunable by adding programmable delay elements to compensate for variations. We propose generic as well as chip-specific skew assignment schemes that are robust to variations. The two proposed schemes result in recovering about 80% and 82% of the failed chips respectively with conservative timing constraints. With more aggressive constraints, the corresponding numbers are 69% and 77% respectively. Our technique causes a 39% increase in the number of chips in the fast bin when speed-binning is performed. The area and power overhead associated with this technique are 3.5% and 5.6% respectively.
UR - http://www.scopus.com/inward/record.url?scp=48149083627&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=48149083627&partnerID=8YFLogxK
U2 - 10.1109/FPL.2007.4380684
DO - 10.1109/FPL.2007.4380684
M3 - Conference contribution
AN - SCOPUS:48149083627
SN - 1424410606
SN - 9781424410606
T3 - Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL
SP - 429
EP - 434
BT - Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL
T2 - 2007 International Conference on Field Programmable Logic and Applications, FPL
Y2 - 27 August 2007 through 29 August 2007
ER -