TY - JOUR
T1 - Statistical timing driven partitioning for VLSI circuits
AU - Ababei, Cristinel
AU - Bazargan, Kia
PY - 2002
Y1 - 2002
N2 - Presents statistical-timing driven partitioning for performance optimization. We show that by using the concept of node criticality we can enhance the Fiduccia-Mattheyses (FM) partitioning algorithm to achieve, on average, around 20% improvements in terms of timing, among partitions with the same cut size. By incorporating mechanisms for timing optimization at the partitioning level, we facilitate wire-planning at high levels of the design process.
AB - Presents statistical-timing driven partitioning for performance optimization. We show that by using the concept of node criticality we can enhance the Fiduccia-Mattheyses (FM) partitioning algorithm to achieve, on average, around 20% improvements in terms of timing, among partitions with the same cut size. By incorporating mechanisms for timing optimization at the partitioning level, we facilitate wire-planning at high levels of the design process.
UR - http://www.scopus.com/inward/record.url?scp=84893771007&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84893771007&partnerID=8YFLogxK
U2 - 10.1109/DATE.2002.998465
DO - 10.1109/DATE.2002.998465
M3 - Conference article
AN - SCOPUS:84893771007
SN - 1530-1591
SP - 1109
JO - Proceedings -Design, Automation and Test in Europe, DATE
JF - Proceedings -Design, Automation and Test in Europe, DATE
M1 - 998465
T2 - 2002 Design, Automation and Test in Europe Conference and Exhibition, DATE 2002
Y2 - 4 March 2002 through 8 March 2002
ER -