TY - JOUR
T1 - Systematic design approach of Mastrovito multipliers over GF(2m)
AU - Zhang, Tong
AU - Parhi, Keshab K.
PY - 2000
Y1 - 2000
N2 - This paper considers the design of low-complexity bit-parallel dedicated finite field multiplier. A systematic design approach of Mastrovito multiplier is proposed, which is applicable to GF(2m) generated by an arbitrary irreducible polynomial. This approach extensively exploits the spatial correlation of matrix elements in Mastrovito multiplication to reduce the complexity. The developed general Mastrovito multiplier is highly modular, which is desirable for VLSI hardware implementation. Meanwhile, the presented approach can be used to develop efficient Mastrovito multipliers for several special irreducible polynomials, such as trinomial and equally-spaced-polynomial, and further find some other special irreducible polynomials which can also lead to low-complexity multipliers.
AB - This paper considers the design of low-complexity bit-parallel dedicated finite field multiplier. A systematic design approach of Mastrovito multiplier is proposed, which is applicable to GF(2m) generated by an arbitrary irreducible polynomial. This approach extensively exploits the spatial correlation of matrix elements in Mastrovito multiplication to reduce the complexity. The developed general Mastrovito multiplier is highly modular, which is desirable for VLSI hardware implementation. Meanwhile, the presented approach can be used to develop efficient Mastrovito multipliers for several special irreducible polynomials, such as trinomial and equally-spaced-polynomial, and further find some other special irreducible polynomials which can also lead to low-complexity multipliers.
UR - http://www.scopus.com/inward/record.url?scp=0034508384&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0034508384&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0034508384
SN - 1520-6130
SP - 507
EP - 516
JO - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
JF - IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
T2 - 2000 IEEE Workshop on Signal Processing Systems (SIPS 2000)
Y2 - 11 October 2000 through 13 October 2000
ER -