Telemetry and interface circuit for piezoelectric sensors

Kavira Nair, Ramesh Harjani

Research output: Contribution to journalConference articlepeer-review

Abstract

In this paper we present a design for a two-wire telemetry and signal conditioning circuit for piezoelectric sensors. The telemetry system uses an on-chip voltage regulator as part of the signal-vs-supply filter. We also introduce a new shielded-base bipolar opamp design that exploits the properties of both MOS and bipolar transistors. The new design results in 10X reduction in power for a 10 dB reduction in signal-to-noise ratio. For this design the bandwidth of interest in 10 KHz to 1 MHz and the sensor capacitance size is 100 pF.

Original languageEnglish (US)
Pages (from-to)V-152-V-155
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
StatePublished - 1999
EventProceedings of the 1999 IEEE International Symposium on Circuits and Systems, ISCAS '99 - Orlando, FL, USA
Duration: May 30 1999Jun 2 1999

Bibliographical note

Funding Information:
Supported by a David and Marion Handleman Fellowship (D.A.P.), an American Surgical Association Foundation Fellowship (G.R.U.), and the Jobst Foundation.

Fingerprint

Dive into the research topics of 'Telemetry and interface circuit for piezoelectric sensors'. Together they form a unique fingerprint.

Cite this