Time borrowing in high-speed functional units using skew-tolerant domino circuits

Gunok Jung, Victoria Perepelitsa, Gerald E Sobelman

Research output: Contribution to journalArticlepeer-review

17 Scopus citations

Abstract

We present results on time borrowing in skew-tolerant domino logic circuits for a 32-bit adder, a 64-bit adder and a 32-bit pipelined multiplier. The adders are built using enhanced multiple output domino logic and the multiplier uses modified Booth encoding and a Wallace tree. We illustrate how the resulting soft clock edges allow advantageous time borrowing to occur in these functional units. In this way, limitations due to delay imbalances between stages are removed, allowing the circuits to operate at a higher speed.

Original languageEnglish (US)
Pages (from-to)V-641-V-644
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume5
DOIs
StatePublished - Jan 1 2000

Fingerprint Dive into the research topics of 'Time borrowing in high-speed functional units using skew-tolerant domino circuits'. Together they form a unique fingerprint.

Cite this