TY - JOUR
T1 - Voltage Noise Mitigation with Barrier Approximation
AU - Chowdhury, Zamshed I.
AU - Khatamifard, S. Karen
AU - Zheng, Zhaoyong
AU - Moreshet, Tali
AU - Bahar, R. Iris
AU - Karpuzcu, Ulya R.
N1 - Publisher Copyright:
© 2002-2011 IEEE.
PY - 2020/7/1
Y1 - 2020/7/1
N2 - Barrier synchronization constructs are placed between phases of parallel programs to ensure correctness in the execution - by preventing threads from proceeding to the subsequent phases of the program before all threads have completed the preceding stage(s). Upon release, threads leaving the barrier at the same time cause sudden change in activity that can potentially lead to voltage emergencies in the form of timing errors, due to electrical properties of power delivery network. In this paper, we demonstrate how approximation through barrier relaxation - i.e., letting threads proceed past barriers without waiting for the others, and thereby preventing abrupt activity changes - can help prevent voltage emergencies.
AB - Barrier synchronization constructs are placed between phases of parallel programs to ensure correctness in the execution - by preventing threads from proceeding to the subsequent phases of the program before all threads have completed the preceding stage(s). Upon release, threads leaving the barrier at the same time cause sudden change in activity that can potentially lead to voltage emergencies in the form of timing errors, due to electrical properties of power delivery network. In this paper, we demonstrate how approximation through barrier relaxation - i.e., letting threads proceed past barriers without waiting for the others, and thereby preventing abrupt activity changes - can help prevent voltage emergencies.
KW - Approximate barrier synchronization
KW - relaxed synchronization
KW - timing errors
KW - voltage noise
UR - http://www.scopus.com/inward/record.url?scp=85097206972&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=85097206972&partnerID=8YFLogxK
U2 - 10.1109/LCA.2020.3040088
DO - 10.1109/LCA.2020.3040088
M3 - Article
AN - SCOPUS:85097206972
SN - 1556-6056
VL - 19
SP - 155
EP - 158
JO - IEEE Computer Architecture Letters
JF - IEEE Computer Architecture Letters
IS - 2
M1 - 9268173
ER -