A novel hardware-oriented decoding algorithm for non-binary LDPC codes

Hong Yang; Qing Qing Yang; Yuanwei Fang; Xiaofang Zhou; Gerald E. Sobelman

doi:10.1109/APCCAS.2012.6419056

A novel hardware-oriented decoding algorithm for non-binary LDPC codes

Hong Yang, Qing Qing Yang, Yuanwei Fang, Xiaofang Zhou, Gerald E. Sobelman

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Scopus citations

Abstract

This paper presents a novel hardware-oriented decoding algorithm in the log-domain for non-binary LDPC codes over GF(2^m). As for max-log-SPA, only summations and comparisons are required in this new algorithm. During the vertical update, these two operations are divided into layers based on the distribution of variable vectors that satisfy the check function. The number of additions during the vertical update is reduced by a factor of approximately p-2 without a performance loss, where p is the row weight of the parity check matrix.

Original language	English (US)
Title of host publication	2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
Pages	400-403
Number of pages	4
DOIs	https://doi.org/10.1109/APCCAS.2012.6419056
State	Published - Dec 1 2012
Event	2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 - Kaohsiung, Taiwan, Province of China Duration: Dec 2 2012 → Dec 5 2012

Publication series

Name	IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Other

Other	2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012
Country/Territory	Taiwan, Province of China
City	Kaohsiung
Period	12/2/12 → 12/5/12

Access

10.1109/APCCAS.2012.6419056

OpenUrl availability

Full text

Cite this

A novel hardware-oriented decoding algorithm for non-binary LDPC codes. / Yang, Hong; Yang, Qing Qing; Fang, Yuanwei et al.
2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012. 2012. p. 400-403 6419056 (IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Yang, H, Yang, QQ, Fang, Y, Zhou, X & Sobelman, GE 2012, A novel hardware-oriented decoding algorithm for non-binary LDPC codes. in 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012., 6419056, IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp. 400-403, 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012, Kaohsiung, Taiwan, Province of China, 12/2/12. https://doi.org/10.1109/APCCAS.2012.6419056

@inproceedings{029eea58e38b48dfbd767f7ed99c4d52,

title = "A novel hardware-oriented decoding algorithm for non-binary LDPC codes",

abstract = "This paper presents a novel hardware-oriented decoding algorithm in the log-domain for non-binary LDPC codes over GF(2m). As for max-log-SPA, only summations and comparisons are required in this new algorithm. During the vertical update, these two operations are divided into layers based on the distribution of variable vectors that satisfy the check function. The number of additions during the vertical update is reduced by a factor of approximately p-2 without a performance loss, where p is the row weight of the parity check matrix.",

author = "Hong Yang and Yang, {Qing Qing} and Yuanwei Fang and Xiaofang Zhou and Sobelman, {Gerald E.}",

year = "2012",

month = dec,

day = "1",

doi = "10.1109/APCCAS.2012.6419056",

language = "English (US)",

isbn = "9781457717291",

series = "IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS",

pages = "400--403",

booktitle = "2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012",

note = "2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012 ; Conference date: 02-12-2012 Through 05-12-2012",

}

TY - GEN

T1 - A novel hardware-oriented decoding algorithm for non-binary LDPC codes

AU - Yang, Hong

AU - Yang, Qing Qing

AU - Fang, Yuanwei

AU - Zhou, Xiaofang

AU - Sobelman, Gerald E.

PY - 2012/12/1

Y1 - 2012/12/1

N2 - This paper presents a novel hardware-oriented decoding algorithm in the log-domain for non-binary LDPC codes over GF(2m). As for max-log-SPA, only summations and comparisons are required in this new algorithm. During the vertical update, these two operations are divided into layers based on the distribution of variable vectors that satisfy the check function. The number of additions during the vertical update is reduced by a factor of approximately p-2 without a performance loss, where p is the row weight of the parity check matrix.

AB - This paper presents a novel hardware-oriented decoding algorithm in the log-domain for non-binary LDPC codes over GF(2m). As for max-log-SPA, only summations and comparisons are required in this new algorithm. During the vertical update, these two operations are divided into layers based on the distribution of variable vectors that satisfy the check function. The number of additions during the vertical update is reduced by a factor of approximately p-2 without a performance loss, where p is the row weight of the parity check matrix.

UR - http://www.scopus.com/inward/record.url?scp=84874184842&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874184842&partnerID=8YFLogxK

U2 - 10.1109/APCCAS.2012.6419056

DO - 10.1109/APCCAS.2012.6419056

M3 - Conference contribution

AN - SCOPUS:84874184842

SN - 9781457717291

T3 - IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

SP - 400

EP - 403

BT - 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012

T2 - 2012 IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2012

Y2 - 2 December 2012 through 5 December 2012

ER -

A novel hardware-oriented decoding algorithm for non-binary LDPC codes

Abstract

Publication series

Other

Access

OpenUrl availability

Other files and links

Fingerprint

Cite this