A programmable adaptive phase-shifting PLL for clock data compensation under resonant supply noise

Dong Jiao, Chris H. Kim

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Scopus citations

Abstract

Power supply noise has become one of the main performance-limiting factors in sub-1V technologies. Resonant supply noise caused by the package/bonding inductance and on-die capacitance has been reported as the dominant supply noise component in high performance microprocessors [1,2]. Resonant noise frequency typically resides in the 40MHz to 300MHz frequency band but can be made as low as 7MHz with a dedicated metal-insulator-metal capacitor technology [3].

Original languageEnglish (US)
Title of host publication2011 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2011
Pages272-273
Number of pages2
DOIs
StatePublished - May 12 2011
Event2011 IEEE International Solid-State Circuits Conference, ISSCC 2011 - San Francisco, CA, United States
Duration: Feb 20 2011Feb 24 2011

Publication series

NameDigest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)0193-6530

Other

Other2011 IEEE International Solid-State Circuits Conference, ISSCC 2011
CountryUnited States
CitySan Francisco, CA
Period2/20/112/24/11

Fingerprint Dive into the research topics of 'A programmable adaptive phase-shifting PLL for clock data compensation under resonant supply noise'. Together they form a unique fingerprint.

Cite this