Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic

Research output: Contribution to journalConference articlepeer-review

11 Scopus citations

Abstract

In this paper, two problems on domino logic synthesis are addressed. A mapping method that maps the complementary logic cones independently when AND/OR logic is to be implemented, and together using dual-monotonic gates in the case of XOR/XNOR logic, is proposed. The results show up to 28.9% improvement in area and always show the same or better performance in delay over existing approaches. Then, a 0-1 integer programming formulation is provided for the output phase assignment problem for domino logic. It considers the cost difference between two polarities and enables a standard linear programming package to be used to solve the problem. The results show up to 41.0% improvement in area.

Original languageEnglish (US)
Pages (from-to)II-309-II-312
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume2
DOIs
StatePublished - 2000
EventProceedings of the IEEE 2000 International Symposium on Circuits and Systems, ISCAS 2000 - Geneva, Switz, Switzerland
Duration: May 28 2000May 31 2000

Fingerprint

Dive into the research topics of 'Dual-monotonic domino gate mapping and optimal output phase assignment of domino logic'. Together they form a unique fingerprint.

Cite this