Macromodeling of analog circuits for hierarchical circuit design

Jianfeng Shao, Ramesh Harjani

Research output: Contribution to journalArticlepeer-review

11 Scopus citations

Abstract

Hierarchy plays a significant role in the design of digital and analog circuits. At each level of the hierarchy it becomes essential to evaluate if a sub-block design is feasible and if so which design style is the best candidate for the particular problem. This paper proposes a general methodology for evaluating the feasibility and the performance of sub-blocks at all levels of the hierarchy. A modified simplicial approximation technique is used to generate the feasibility macromodel and a layered volume-slicing methodology with radial basis functions is used to generate the performance macromodel. However, due to lack of space, only details of the performance macromodeling techniques are included. Macromodels are developed and verified for analog blocks at three different levels of hierarchy (current mirror, opamp, and A/D converter).

Original languageEnglish (US)
Pages (from-to)656-664
Number of pages9
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
StatePublished - Dec 1 1994

Fingerprint

Dive into the research topics of 'Macromodeling of analog circuits for hierarchical circuit design'. Together they form a unique fingerprint.

Cite this