TY - GEN
T1 - Metal-dichalcogenide hetero-TFETs
T2 - 72nd Device Research Conference, DRC 2014
AU - Szabo, Aron
AU - Koester, Steven J.
AU - Luisier, Mathieu
PY - 2014
Y1 - 2014
N2 - Introduction and Motivation: Band-to-band tunneling field-effect transistors (TFETs) have attracted a great deal of attention lately as potential active components of low power electronic circuits [1,2]. To meet this objective, two critical issues must be addressed: a reduction of the inverse sub-threshold slope (iSS) below 60 mV/dec over several orders of magnitudes and an increase of the ON-current above 100 μA/μm at low supply voltages VDD. While iSS in TFETs can be decreased through improved manufacturing processes (low EOT, clean semiconductor/dielectric interfaces, high source doping concentrations, and so on) [3], delivering a high ON-current remains very challenging. Recent results indicate that heterostructures are the most likely candidates to provide the desired ON-current levels, especially Si-InAs [4], GaAsSb-InGaAs [5,6], or Ge-(Si)GeSn [7]. However, to fully leverage the potential of these materials, excellent electrostatic properties are needed. This is where single-layer metal-dichalcogenide semiconductors come into play. Due to their 2-D nature, their electrostatics can be very well-controlled and several theoretical studies point to the fact that band alignments very favorable to tunneling can be achieved in metal-dichalcogenide heterostructures [8,9]. Here, we propose to verify this hypothesis and use a full-band and atomistic quantum transport simulator to determine the characteristics of a strained WTe2-MoS2 hetero-TFET, as shown in Fig. 1(a). The key findings are that (i) a broken gap heterojunction can be realized, (ii) the average iSS is lower than 60 mV/dec over more than 7 orders of magnitude, and (iii) the ON-current reaches a promising value of 80 μA/μm at V DD=0.4 V.
AB - Introduction and Motivation: Band-to-band tunneling field-effect transistors (TFETs) have attracted a great deal of attention lately as potential active components of low power electronic circuits [1,2]. To meet this objective, two critical issues must be addressed: a reduction of the inverse sub-threshold slope (iSS) below 60 mV/dec over several orders of magnitudes and an increase of the ON-current above 100 μA/μm at low supply voltages VDD. While iSS in TFETs can be decreased through improved manufacturing processes (low EOT, clean semiconductor/dielectric interfaces, high source doping concentrations, and so on) [3], delivering a high ON-current remains very challenging. Recent results indicate that heterostructures are the most likely candidates to provide the desired ON-current levels, especially Si-InAs [4], GaAsSb-InGaAs [5,6], or Ge-(Si)GeSn [7]. However, to fully leverage the potential of these materials, excellent electrostatic properties are needed. This is where single-layer metal-dichalcogenide semiconductors come into play. Due to their 2-D nature, their electrostatics can be very well-controlled and several theoretical studies point to the fact that band alignments very favorable to tunneling can be achieved in metal-dichalcogenide heterostructures [8,9]. Here, we propose to verify this hypothesis and use a full-band and atomistic quantum transport simulator to determine the characteristics of a strained WTe2-MoS2 hetero-TFET, as shown in Fig. 1(a). The key findings are that (i) a broken gap heterojunction can be realized, (ii) the average iSS is lower than 60 mV/dec over more than 7 orders of magnitude, and (iii) the ON-current reaches a promising value of 80 μA/μm at V DD=0.4 V.
UR - http://www.scopus.com/inward/record.url?scp=84906568997&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84906568997&partnerID=8YFLogxK
U2 - 10.1109/DRC.2014.6872279
DO - 10.1109/DRC.2014.6872279
M3 - Conference contribution
AN - SCOPUS:84906568997
SN - 9781479954056
T3 - Device Research Conference - Conference Digest, DRC
SP - 19
EP - 20
BT - 72nd Device Research Conference, DRC 2014 - Conference Digest
PB - Institute of Electrical and Electronics Engineers Inc.
Y2 - 22 June 2014 through 25 June 2014
ER -