TY - GEN
T1 - Possibilities for VDD = 0.1V logic using carbon-based tunneling field effect transistors
AU - Gao, Yunfei
AU - Low, Tony
AU - Lundstrom, Mark
PY - 2009/11/16
Y1 - 2009/11/16
N2 - A systematic evaluation of the possibilities of low-voltage logic using carbon-based tunneling field effect transistors (TFET) is performed using the non-equilibrium green function (NEGF) formalism [1] for device simulation and ring-oscillator and load-driven inverter circuits. We found that the on-current is severely limited by quantum mechanical reflections due to wavefunction mismatch. The lower bound of subthreshold swing (SS) is limited by tunneling through the channel. Although the projected performance is well-below that of a recent prediction [2], we show that digital logic at VDD = 0.1V is possible. Finally, we compare the TFET with its MOSFET counterpart and show that for VDD=0.1V, the TFET out-performs the MOSFET.
AB - A systematic evaluation of the possibilities of low-voltage logic using carbon-based tunneling field effect transistors (TFET) is performed using the non-equilibrium green function (NEGF) formalism [1] for device simulation and ring-oscillator and load-driven inverter circuits. We found that the on-current is severely limited by quantum mechanical reflections due to wavefunction mismatch. The lower bound of subthreshold swing (SS) is limited by tunneling through the channel. Although the projected performance is well-below that of a recent prediction [2], we show that digital logic at VDD = 0.1V is possible. Finally, we compare the TFET with its MOSFET counterpart and show that for VDD=0.1V, the TFET out-performs the MOSFET.
UR - http://www.scopus.com/inward/record.url?scp=71049154543&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=71049154543&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:71049154543
SN - 9784863480094
T3 - Digest of Technical Papers - Symposium on VLSI Technology
SP - 180
EP - 181
BT - 2009 Symposium on VLSI Technology, VLSIT 2009
T2 - 2009 Symposium on VLSI Technology, VLSIT 2009
Y2 - 16 June 2009 through 18 June 2009
ER -