@inproceedings{31e10bbc12e043eba79a088777c61f5c,
title = "Speculative register promotion using advanced load address table (ALAT)",
abstract = "The pervasive use of pointers with complicated patterns in C programs often constrains compiler alias analysis to yield conservative register allocation and promotion. Speculative register promotion with hardware support has the potential to more aggressively promote memory references into registers in the presence of aliases. This paper studies the use of the advanced load address table (ALAT), a data speculation feature defined in the IA-64 architecture, for speculative register promotion. An algorithm for speculative register promotion based on partial redundancy elimination is presented. The algorithm is implemented in Intel's open research compiler (ORC). Experiments on SPEC CPU2000 benchmark programs are conducted to show that speculative register promotion can improve performance of some benchmarks by 1% to 7%.",
keywords = "Computer science, Delay, Hardware, Libraries, Optimizing compilers, Pattern analysis, Program processors, Registers, Runtime",
author = "Jin Lin and Tong Chen and Hsu, {Wei Chung} and Yew, {Pen Chung}",
year = "2003",
month = jan,
day = "1",
doi = "10.1109/CGO.2003.1191539",
language = "English (US)",
series = "International Symposium on Code Generation and Optimization, CGO 2003",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "125--134",
booktitle = "International Symposium on Code Generation and Optimization, CGO 2003",
note = "International Symposium on Code Generation and Optimization, CGO 2003 ; Conference date: 23-03-2003 Through 26-03-2003",
}