A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS

J. O. Plouchart, M. Ferriss, A. Natarajan, A. Valdes-Garcia, B. Sadhu, A. Rylyakov, B. Parker, M. Beakes, A. Babakani, S. Yaldiz, L. Pileggi, Ramesh Harjani, S. Reynolds, J. A. Tierno, D. Friedman

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Scopus citations

Fingerprint

Dive into the research topics of 'A 23.5GHz PLL with an adaptively biased VCO in 32nm SOI-CMOS'. Together they form a unique fingerprint.

Engineering & Materials Science