Post-Si CMOS: III-V n-MOSFETs with high-k gate dielectrics

Yanning Sun, S. J. Koester, E. W. Kiewra, J. P. De Souza, N. Ruiz, J. J. Bucchignano, A. Callegari, K. E. Fogel, D. K. Sadana, J. Fompeyrine, D. J. Webb, J. P. Locquet, M. Sousa, R. Germann

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Scopus citations

Abstract

As the end of Si CMOS scaling is approaching, III-V compound semiconductors have received renewed attention as the channel materials for future generation CMOS technology. We have reviewed the benefits, the opportunities, and the challenges of III-Vs for digital applications. We have also demonstrated functional enhancement-mode GaAs- , and InGaAs- channel MOSFETs, with high-j gate dielectrics. The results show promise for realizing III-V MOSFETs for future VLSI logic applications.

Original languageEnglish (US)
Title of host publication2007 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2007
Pages231-234
Number of pages4
StatePublished - Dec 1 2007
Event22nd International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2007 - Austin, TX, United States
Duration: May 14 2007May 17 2007

Publication series

Name2007 International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2007

Other

Other22nd International Conference on Compound Semiconductor Manufacturing Technology, CS MANTECH 2007
Country/TerritoryUnited States
CityAustin, TX
Period5/14/075/17/07

Keywords

  • Buried-channel
  • Dielectric
  • Enhancement-mode
  • High-k
  • III-V
  • Mosfet

Fingerprint

Dive into the research topics of 'Post-Si CMOS: III-V n-MOSFETs with high-k gate dielectrics'. Together they form a unique fingerprint.

Cite this